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ABSTRACT: Negative capacitance transistors are a unique class of switches capable of operation 
beyond the Boltzmann limit to realise sub-thermionic switching. Until now, the negative 
capacitance effect has been predominantly attributed to devices employing an unstable insulator 
with ferroelectric properties, exhibiting a two-well energy landscape, in accordance with Landau 
theory. The theory and operation of a solid electrolyte Field Effect Transistor (SE-FET) of 
subthreshold swing less than  ? ?ܸ݉Ȁ݀݁ܿ in the absence of a ferroelectric gate dielectric is 
demonstrated in this work. Unlike ferroelectric FETs that rely on a sudden switching of dipoles to 
achieve negative capacitance, we demonstrate a distinctive mechanism that relies on the 
accumulation and dispersion of ions at the interfaces of the oxide, leading to a subthreshold slope 
(SS) as low as  ? ?ܸ݉Ȁ݀݁ܿ in these samples. The frequency of operation of these unscaled devices 
lies in a few milli-Hertz, because at higher or lower frequencies, the ions in the insulator are either 
too fast or too slow to produce voltage amplification. This is unlike Landau switches, where the 
 2 
SS remains below  ? ?݉ ܸȀ݀݁ܿ even under quasi-static sweep of the gate bias. The proposed FETs 
show a higher on-current with thicker oxide in the entire range of gate voltage, clearly 
distinguishing their scaling laws from those of ferroelectric FETs. Our theory validated with 
experiment, demonstrates a new class of devices capable of negative capacitance that opens up 
alternate methods of steep switching beyond the traditional approach of Ferroelectric or 
memristive FETs. 
INTRODUCTION 
Complementary Metal Oxide Semiconductor (CMOS) technology is the main driver of the 
contemporary information age. Its pervasiveness has been delivered by an exponential increase in 
processing power of a chip via a continuous reduction in the physical dimensions of transistors by 
DOPRVW D IDFWRU RI KDOI HYHU\  PRQWKV DFFRUGLQJ WR 0RRUH¶V ODZ 'HVSLWH FRQWLQXRXV
downscaling, a proportional reduction in the supply voltage has been a greater challenge since the 
last decade, resulting in higher density chips with increased power consumption today. This 
limitation arises because the drain to source current, ܫ஽ௌ, that is proportional to the gate induced 
carrier density ܰ, is exponentially dependent on the semiconductor surface potential (Ȳ௦ሻ1, i.e., ܫ஽ௌ ן ܰ ן ݁ݔ݌ሺݍȲ௦ ݇஻ܶ ? ሻ, requiring Ȳ௦ to change by at least  ? ? ?ܸ݉ for an order of magnitude 
(a decade) change in ܫ஽ௌ. Overcoming this Boltzmann limit of  ?Ǥ ? ஻݇ܶ ݍ ? ൎ  ? ?ܸ݉Ȁ݀݁ܿ (where ݇஻ is the Boltzmann constant, ܶ , the temperature and ݍ the elementary charge) of the sub-threshold 
swing (SS) of a Metal±Oxide±Semiconductor Field Effect Transistor (MOSFET) is considered as 
a possible evolution of CMOS scaling below a channel length of  ?݊ ݉ for future logic devices2±4. 
Broadly speaking, beyond the relationship between Ȳ௦ and ܫ஽ௌ as indicated above, the SS is 
affected by how well the gate can be coupled to the semiconductor, via the body factor ݉, where 
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ܸீ ௌ is the applied potential at the gate, distributed across the gate dielectric and the semiconductor 
region of a typical transistor as  
 ܸீ ௌ ൌ ߶௠௦ ൅ ௢ܸ௫ ൅ Ȳ௦ (1) 
Where ߶௠௦ represents the difference in work function between the gate and semiconductor, and 
௢ܸ௫ is the potential drop across the dielectric. In such a case, for a constant ߶௠௦,  ݉ , the body factor 
can be expressed as ݉ ൌ ܸ݀ீ ௌȀ݀Ȳ௦. If the capacitances associated with the gate dielectric and the 
semiconductor are represented as ܥ௜௡௦ and ܥ௦௖ respectively, the body factor ݉ is equal to  ? ൅ܥ௦௖Ȁܥ௜௡௦ ൐  ?, giving rise to a subthreshold swing2, ܵܵ ൌ ݉ ൈ  ?Ǥ ? ஻݇ܶ ݍ ? ൌ ݉ ൈ ݊ ൐  ? ?ܸ݉Ȁ݀݁ܿ in conventional transistors. A change in the surface potential (݀Ȳ௦) larger than the change in 
the applied gate bias (ܸ݀ீ ௌ) is required to achieve ݉ ൏  ?. 
$ QXPEHU RI DOWHUQDWLYH DSSURDFKHV EURDGO\ FRQVLGHUHG VXEVHWV RI ³6WHHS 6XEWKUHVKROG
GHYLFHV´DUHQRZEHLQJFRQWHPSODWHGWRDFKLHYHG݉ ൏  ?. Techniques that result in ݉ ൏  ?, also 
largely referred to as Landau switches5, are of great significance to technology, as they result in 
low operating voltages and thereby reduced power consumption of electronic circuits. Amongst 
such techniques, reported to date, the most promising for future technology nodes are ferroelectric 
FETs (FE-FETs)6,7, initiated by the pioneering work of Salahuddin and Datta in 20088, though 
others, such as piezoelectric FETs9,10, nanoelectro-mechanical FETs (NEMFETs)11±13, and phase-
FETs14,15, employing a resistive switch have also been reported. There are two important 
distinctions in approach amongst the various mechanisms that are described. In one case, the net 
capacitance between the gate and the semiconductor channel is boosted by introducing a material 
in the gate dielectric stack with an inherent instability, such as in a FE-FETs or a NEMFET5, 
depicted in Figure 1 (a). In these FETs, the energy profile of the gate dielectric stack exhibits a 
dual energy-well that upon transition from one well to the other, leads to a negative capacitance 
 4 
ܥிாȀோெ. In the second case, the abrupt switching of a resistive switch in series with the current 
flow path, between a low resistance state (LRS) and a high resistance state (HRS), is utilised to 
produce steep switching. The resistive switch is typically realised either with a material exhibiting 
insulator-to-metal transition (IMT) such as vanadium dioxide14 or a memristor element, as in 
Figure 1 (b),  realised either via a phase change memory (PCM), electrochemical metallization 
memory (ECM), or valence change memory (VCM)16. In PCMs, a change in the phase of a 
material, e.g. GeTe or Sb2Te3, from the amorphous to crystalline or vice-YHUVDµVHWV¶RUµUHVHWV¶WKH
device in the LRS or HRS. The ECM consists of an active electrode of Ag or Cu and a counter 
electrode of e.g. Pt separated by an insulating layer of solid electrolyte, e.g. SiO2 or Ta2O5, where 
resistive switching from the HRS to the LRS takes place via migration of metallic ions from the 
active electrodes into the insulator, thus forming a conducting filament.17 In the case of a VCM, 
the movement of negatively charged oxygen ions or positively charged vacancies in the thin film 
( ? ? ?݊݉) of, for example TaOx, HfOx, or TiOx, results in the formation/dissolution of a vacancy 
rich conducting filament that is responsible for  resistive switching.18 
In this work, we demonstrate an alternate Negative Capacitance mechanism to achieve steep 
switching characteristics but only under dynamic operation in ܶܽଶܱହȀܼܱ݊ solid electrolyte (SE-) 
FETs, shown in Figure 1 (c). As indicated in this figure, the presence of doubly charged mobile 
oxygen ions and vacancies in the  ܶܽଶܱହ, induces a sheet charge at the interface of ܶܽଶܱହ and ܼܱ݊, which gives rise to an additional electrolytic capacitance, indicated by ܥா௅ in the equivalent 
circuit diagram. We develop a theoretical framework that provides evidence that under a dynamic 
sweep of the gate bias, ܥா௅ achieves a negative value such that ȁܥா௅ȁ ൐ ܥ௜௡௦, leading to sub-60 ܸ݉Ȁ݀݁ܿ switching, yet without the involvement of any ferroelectric material or filamentary 
processes in the gate insulator. 
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Figure 1. Various schemes for sub-60 mV/dec switching. (a) Device schematic of a FE-FET 
(LHS) and a NEMFET (RHS) where due to either the switching of domains in the FE-FET, or 
electromechanical motion of the gate in the NEMFET,  ܥிாȀோெ becomes negative, resulting in a 
body factor ݉ ൌ  ? ൅ ܥ௦௖ȀܥிாȀோெ ൏  ?  and ܵܵ ൏  ? ?ܸ݉Ȁ݀݁ܿ. (b) Phase-FETs, where a resistive 
switch either consisting of a material exhibiting insulator-to-metal phase transition (IMT) (LHS) 
or a memristor (VCM or ECM) (RHS) is included in the current path of an ordinary FET. (c) 
Schematic of aܶܽଶܱହȀܼܱ݊ device and the equivalent gate circuit model of the MOS capacitor, 
indicating charge separation of oxygen ions and vacancies at respective opposite interfaces of the ܶܽଶܱହ. An additional capacitance ܥா௅ arises as a result, in parallel with the gate dielectric capacitor ܥ௜௡௦. 
EXPERIMENTAL METHODS 
Our alternate mechanism for steep switching is demonstrated in bottom gated three-terminal 
thin-film transistors, as shown in Figure 1 (c). A conducting Indium Tin Oxide (ITO, 20 :/square) 
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is used as gate, thicknesses of  ? ? ?and  ? ? ?݊݉of tantalum oxide (ܶܽଶܱହ) of dielectric constant ்߳௔మைఱ ൎ  ? ?Ǥ ? are deposited as the gate insulator and  ? ?݊݉ of zinc oxide as channel, via RF 
sputtering as reported in ref 19. The sputtered ܶܽଶܱହ results in an amorphous phase, as the 
temperature required for crystallisation is more than 1000 K20. All the measurements of electrical 
characteristics are carried out using an Agilent B1500. 
RESULTS AND DISCUSSION 
The drain current characteristics are examined in the forward and backward directions at scan 
rates of gate voltage ranging from  ?Ǥ ? ?݉ܪݖ to  ? ?Ǥ ? ?݉ܪݖ in Figure 2 (a). During the backward 
sweep, a two-fold reduction in the average subthreshold swing is observed when the scan rate is 
reduced from  ? ?Ǥ ? ?݉ܪz to  ?Ǥ ? ?݉ܪݖ, while the gate leakage current of the device always 
remains below  ?݊ ܣ, as displayed in the inset. Unlike the conventional clockwise hysteresis 
associated with charge trapping at oxide/semiconductor interfaces that leads to a reduction in the 
drain current during the backward sweep,21 the anticlockwise hysteresis in the transfer 
characteristics, as well as its dependence on the scan rate, indicates the presence of an electric field 
dependent memory effect arising from ionic motion in the insulator that closely resembles the 
flipping of electric dipoles in a ferroelectric FET.22 In the present case, factors governing the value 
of ݉ can be understood from the relationship of the surface potential of the channel in response to 
an applied gate voltage, which in its simplest form is given as  
 ܸீ ௌ ൌ ߶௠௦ ൅ ܳ௖௛ܥ௜௡௦ െ ܳ௢௫ܥ௜௡௦ ൅ Ȳ௦ (2) ܥ௜௡௦ is the unit area capacitance of the gate insulator, ܳ௢௫ is the sheet charge density at the 
interface of the oxide and semiconductor, and ܳ ௖௛ is the sheet charge density in the semiconductor. 
In the present case, due to accumulation-dispersion of ions and vacancies within the gate dielectric 
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under dynamic sweep of the gate voltage, the charge in the insulator, ܳ௢௫ varies with the applied 
gate bias. Under such conditions, the body factor is described by an alternate expression of device 
capacitances as 
 ݉ ൌ  ? ൅ ܥ௦௖ܥா௅ ൅ ܥ௜௡௦ (3) 
Where ா௅ is defined as ݀ܳ௢௫Ȁ݀ ௢ܸ௫. Details of the derivation of Equation (3) are described in 
Supplementary Note 1. In the present case, if the rate of change of vacancies ݀ܳ௢௫Ȁ݀ݐ at the 
interface of ܶܽଶܱହ with the semiconductor is higher than the rate of change of bias across the 
oxide ௢ܸ௫Ȁ݀ݐ, the resulting ܥா௅ turns negative with a magnitude greater than ܥ௜௡௦, resulting in ݉ 
less than unity according to Eq. (3). Electrolyte gated transistors have been used in the past to 
achieve high carrier densities23, realise non-volatile memories24, reduce operating voltage25, or 
reduce subthreshold slope but only down to  ? ?ܸ݉Ȁ݀݁ܿ26 to our knowledge. 
Whilst negative capacitance under dynamic conditions has been observed in materials ranging 
from crystalline to amorphous inorganic semiconductors and organic compounds27,28, it has 
previously been attributed to minority carrier flow, interface states, slow transient time of the 
carriers, or space charge28. This is the first instance of dynamic negative capacitance at a suitable 
scan rate to obtain a ܵܵ ൏  ? ?ܸ݉Ȁ݀݁ܿ in thin film transistors. As the gate sweep frequency is 
increased beyond  ? ? ?݉ܪݖ, a sub- ? ?ܸ݉Ȁ݀݁ܿ of SS disappears as shown in Figure 2 (b), as the 
phenomenon requires ionic motion within the insulator to equilibrate with the applied gate electric 
field. 
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Figure 2. Measured Transfer characteristics and subthreshold swing. (a) Dependence of the 
switching properties of fabricated ܼܱ݊Ȁܶܽଶܱହ SE-FETs on the scan rate of the gate voltage and 
the corresponding gate current characteristics. Transfer characteristics are captured under forward 
and reverse sweeps for frequencies ranging from  ?Ǥ ? ?݉ܪݖ to  ? ?Ǥ ? ?݉ܪݖ, corresponding to scan 
rates of  ?Ǥ ? ?ܸȀݏ െ  ?Ǥ ? ?ܸȀݏ. A steep subthreshold swing of  ? ?ܸ݉Ȁ݀݁ܿ is obtained 
corresponding to the lowest sweep frequency. (b) Dependence of the subthreshold swing extracted 
from the ܫ஽ௌ െ ܸீ ௌ characteristics in (a) in the reverse sweep, on the scan frequency. The 
subthreshold slope begins to exceed  ? ?ܸ݉Ȁ݀݁ܿ beyond  ? ?݉ܪݖ of the gate sweep in the reverse 
direction.  
Our model is based upon the drift and diffusion of doubly charged negative oxygen ions29 in the ܶܽଶܱହ solid electrolyte (SE) under an electric field, as described by the point ion model of Mott 
and Gurney30,31, more details of which are presented in Supplementary Note 2. The parameters 
used in the model are described in Supplementary Tables S1 and S2. ܶܽଶܱହ amongst other oxides 
such as ܪ݂ܱଶ and ܶ݅ ௫ܱ, is widely known to contain oxygen ions and vacancies whose dynamics 
have been utilised to explain the resistive switching behaviour in valence change memory (VCM) 
cells. Some metal cations such as ܹ, ܶܽ, ܶ݅, and ܪ݂ can participate in the oxygen exchange 
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reactions by diffusing from the metal contact into the insulator in the vicinity of the interface, 
which can affect the electrical properties of thin films ( ? ?݊ ݉) of ܶܽଶܱହ.32 On the other hand, 
Indium Tin Oxide (ITO), employed as a bottom gate, is known for its electrical and chemical 
stability and has been used for preventing the diffusion of specific metallic ions.33 While there is 
some evidence of diffusion of Indium ions inside an organic material after a long-term operation 
in Organic LEDs34 and in some polymers,35 to the best of our knowledge no evidence is available 
for the diffusion of such ions from Indium Tin Oxide (ITO) or ZnO into other oxides. We, 
therefore, neglect the role of other mobile specifies in our analysis. 
Figure 3 (a) shows a comparison of the measured and simulated transfer characteristics during 
the forward and backward gate sweeps at a scan frequency of  ? ?݉ܪݖ for a ܶܽଶܱହ thickness of  ? ? ?݊݉, with a SS of  ? ?ܸ݉Ȁ݀݁ܿ. This thickness and scan rate are selected due to a wider 
hysteresis that makes it easy to visualise regions of internal voltage amplification (ܽ ՜ ܾ and ܿ ՜݀) in the figures. During the forward sweep, the doubly charged oxygen ions are driven towards 
the gate/ܶܽଶܱହ while the positively charged vacancies are accumulated at the ܶܽଶܱହȀܼܱ݊ 
interface, resulting in a build-up of positive interface charge density ܳ௢௫ at this interface, as shown 
in Figure 3 (b). During the backward scan of the gate bias, as ܸீ ௌ is reduced from its maximum 
point, ܳ௢௫ continues to rise to its maximum value at a gate bias of  ? ?Ǥ ? ,ܸ highlighted by the 
dashed circle in Figure 3 (b), well below the maximum applied voltage of  ? .ܸ This is attributed 
to the delay in achieving its steady state value, owing to the poor mobility of oxygen ions, 
estimated as  ?Ǥ ? ?ൈ  ? ?ିଵଵܿ݉ଶȀܸݏ via Chronoamperometry measurements of the gate current21 
described using the Cottrell equation36 (See Supplementary Table S2 for a summary of model 
parameters). This build-up of ܳ௢௫ also helps to maintain the sheet charge density ܳ௖௛ in the 
semiconductor channel, and therefore a higher drain current in the reverse sweep. Until point ܽ, 
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the surface potential of the channel is maintained by ܳ௖௛, while the entire drop in gate potential 
occurs across ܶܽଶܱହ. Beyond point ܽ, as ܸீ ௌ reduces further, a sudden depletion in ܳ௢௫ (see inset 
Figure 3 (b)), causes the drain current to drop sharply as the channel is forced into depletion. The 
energy profiles (ܷ vs. ܳ௖௛), obtained by integrating ܳ௖௛ with respect to bias ௢ܸ௫ across the ܶܽଶܱହ, 
are plotted in Figures 3 (c) and (d) during the forward and backward sweeps of gate bias. Owing 
to the accumulation and sudden depletion of the mobile oxygen ions, the energy profiles show 
inflection points in the regions marked ܿ ՜ ݀ and ܽ ՜ ܾ, leading to ݀ଶܷȀ݀ܳ௖௛ଶ ൏  ? in these 
regions. The corresponding inverse unit area capacitances, plotted in Figures 3 (e) and (f), show ܥா௅ less than zero in these regions, with a magnitude greater than ܥ௜௡௦ ( ? ? ?݊ܨȀܿ݉ଶǡ measured 
from MIM structures), which also causes the total capacitance ܥ௧௢௧ሺൌ ܥ௜௡௦ ൅ ܥா௅ሻ to become 
negative. Following equation (3), this leads to a body factor less than unity. The reason why a sub- ? ?ܸ݉Ȁ݀݁ܿ switching is only present during ܽ ՜ ܾ in the backward sweep but not during ܿ ՜ ݀ 
in the forward sweep, is because ܳ௢௫ remains negative during the transition from  ܿ ՜ ݀ (see 
Figure 3 (b)), a polarity which depletes the carriers in the channel. Therefore, the device shows no 
switching in this region and continues to remain in the off-state. This parallel system of capacitance ܥ௧௢௧ is stabilised by the capacitance of the ZnO semiconductor, which appears in series with ܶ ܽଶܱହ 
gate insulator, since the required condition for stability ȁܥா௅ ൅ ܥ௜௡௦ȁ ൐ ܥ௦௖ is satisfied (The values 
of ܥா௅ܽ݊݀ܥ௦௖ are listed in Table S2 in the supporting information).  
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Figure 3. Electrical properties and simulated energy profiles to demonstrate the origin of sub- ? ?ܸ݉Ȁ݀݁ܿ of SS. (a) Comparison of simulated and measured transfer characteristics of a ܶܽଶܱହ/ܼܱ݊ SE-FET for an oxide thickness of  ? ? ?݊݉, at a scan frequency of  ? ?݉ܪݖ. (b) Plot 
of sheet charge density ܳ௢௫ at the interface of the dielectric and the semiconductor with applied 
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gate bias. Potential energy profiles during (c) forward and (d) backward gate sweeps are indicated 
by arrows. The corresponding inverse unit area capacitance with respect to sheet charge density in 
the channel during (e) forward and (f) backward gate sweeps. 
The electrical characteristics of an SE- and an FE-FET under steady-state, are compared in 
Figures 4 (a) and 4 (b) for the forward and backward sweeps of the gate bias. In Figure 4 (a), since 
the ions in the SE have sufficient time to respond to an infinitesimally small scan rate, the 
hysteresis observed previously, now vanishes, the build-up of ܳ௢௫ remains limited only by the 
balance between drift (responsible for accumulation) and diffusion (responsible for depletion) of 
ions. The steep-switching also vanishes, since ܳ ௢௫ simultaneously increases or decreases alongside 
the gate bias under equilibrium and the energy profile reduces to a single energy-well without any 
inflection point, as shown in the inset of Figure 4 (a). In stark contrast, in an equivalent FE-FET 
simulated in Figure 4 (b), the existence of a double energy-well profile, as shown in the inset gives 
rise to hysteresis in transfer characteristics, even if the bias is swept quasi-statically. Moreover, 
while the SS in the present device becomes greater than  ? ?ܸ݉Ȁ݀݁ܿ under quasi-static operation, 
it continues to remain less than  ? ?ܸ݉Ȁ݀݁ܿ in a FE-FET. This distinction that is directly based 
upon their underlying mechanisms, sets both types of devices apart.  
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Figure 4. Quasi-static transfer characteristics for SE- and FE- FETs. Comparison of transfer 
characteristics of an (a) SE-FET and (b) FE-FET both at a scan frequency of  ? ?ߤܪݖwhere the 
device characteristics tend towards their corresponding quasi-static behaviour, FE-FET is 
simulated using ߙ ൌ െ ? ൈ ? ?ଵଵܿ݉Ȁܨ, ߚ ൌ  ?Ǥ ? ൈ ? ?ଶଷܿ݉ହȀܨܥଶ, ߛ ൌ  ?, and ߩ ൌ  ? ൈ ? ?ଵଵߗܿ݉Ǥ 
The mechanism of vacancy migration inside ܶܽଶܱହ is limited to thin films of ܶܽଶܱହor ܶܽ ௫ܱ 
( ? ? െ ? ?݊݉)18,32,37±41, where a migration of ions and vacancies leads to the formation of a 
vacancy rich conductive filament inside ܶܽଶܱହ, much smaller than the thickness of our films. Our 
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measured gate current of the order of a few nanoamperes eliminates the possibility of any 
filamentary process (cf. inset, Figure 2 (a)). Moreover, the temperature dependence of the transfer 
characteristics, as presented in Supplementary Figure S2, further supports our claim that the 
observed phenomena is due to the movements of oxygen ions. According to the point ion model 
of Mott and Gurney, a rise in the temperature results in a higher mobility of the ions. Therefore, at 
a higher temperature, the higher mobility of ions contributes to a larger ܳ௢௫, which produces an 
increase in the drain current during the forward bias. This enhancement with respect to a change 
in gate bias also leads to an earlier depletion of ܳ௢௫ during the reverse sweep, resulting in a smaller 
hysteresis. 
The distinction in operation of our device is further established via an examination of the 
dynamic characteristics with frequency. The SS slope during the forward and backward gate bias 
sweep in the entire frequency range is summarised in Figures 5 (a) and (b). The model of an SE-
FET in Figure 5 (a) exhibits ܵܵ ൏  ? ?ܸ݉Ȁ݀݁ܿ only in the frequency range  ? ?Ǥ ? െ ? ?݉ܪݖ 
highlighted by the oval, showing good agreement in both forward and backward sweeps with 
experiment. The value of steep switching during the backward sweep is sensitive to the maximum 
accumulated ܳ௢௫ and its subsequent depletion as the gate bias is reduced. As the frequency of gate 
sweep is increased further, the transfer characteristics of SE-FETs tend towards that of a thin film 
transistor (TFT) with an ordinary insulator as the gate dielectric at higher frequency. In 
Supplementary Figure S3, the transfer characteristics of an SE-FET at a sweep frequency of  ? ?݉ܪݖ, where movement of ions is significant is compared with that at  ? ?ܪݖ. The latter, acting 
as a baseline-FET, highlights the impact of neglecting the motion of ions in the insulator. 
Moreover, close to steady state the SS is 80 mV/dec, attesting to the excellent quality of the 
interface.  In contrast, the dependence of the ܵܵ of a simulated FE-FET shown in 5 (b) reveals 
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values less than  ? ?ܸ݉Ȁ݀݁ܿ for both forward and backward scans up to  ? ? ?ߤܪݖ, where the 
device tends towards the quasi-static mode with both forward and backward sweep having 
identical slopes, for ߩ ൌ  ? ൈ ? ?ଵଶߗܿ݉. Beyond this point, the hysteresis between the forward 
and backward transfer characteristics becomes larger due to the finite delay in the switching of 
domains as determined by ߩ, which leads to an increase/decrease in SS during the 
forward/backward sweeps respectively. As the frequency of gate sweep increases from  ? ? to  ? ?݉ܪݖ, the response of the domains in the ferroelectric with respect to the applied gate bias 
become smaller due their incapability to follow the fast-changing gate bias. This results in a 
decrease in the polarization charge, which directly corresponds to a smaller drain current. 
Consequently, in this range of sweep frequency, the subthreshold slope of the device in both 
forward and backward directions shows an increase, due to the smaller changes in the drain current 
with applied gate bias. At a sweep frequency of  ? ?݉ܪݖ or beyond, the domains in the ferroelectric 
stop responding to the changes in gate bias, leading to constant carrier density in the channel. Thus 
the drain current no longer shows any switching with gate bias. Although not shown, the hysteresis 
of the SE-FET becomes zero at very low and high sweep frequencies where the SS for both forward 
and backward sweeps become identical, whereas the hysteresis in a FE-FET, if not stabilised, can 
persist even for identical SS in the forward and backward sweeps, as seen in Figure 4 (b). 
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Figure 5. SS vs. frequency of SE- and FE- FETs. (a) Subthreshold swing (ܵܵ) of an SE-FET with 
frequency of scan rate in the forward and backward directions of gate bias. (b) ܵܵ versus frequency 
of a FE-FET (simulated using ߙ ൌ െ ?Ǥ ? ൈ ? ?ଵଵܿ݉Ȁܨ, ߚ ൌ െ ?Ǥ ? ൈ ? ?ଶଷܿ݉ହȀܨܥଶ, ߛ ൌ  ?, and ߩ ൌ  ? ൈ ? ?ଵଶߗܿ݉) showing a below  ? ?ܸ݉Ȁ݀݁ܿ of switching at low frequency of operation in 
both forward and backward sweeps in contrast to the SE-FET. 
 
Finally, Figure 6 (a) shows a comparison of transfer characteristics during the backward scan of 
a SE-FET obtained from the model and measurement at different oxide thicknesses at a scan 
frequency of  ?Ǥ ? ?݉ܪݖ. An increased drain to source on-current for the higher oxide thickness 
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suggests the presence of higher sheet density of oxide ions ܳ௢௫ due to an increased number of 
mobile species, as shown in Supplementary Figure S4. The value of ݊௜௢௡ and ݔ஽ used in the 
simulation for calibration are listed in Supplementary Table S2, which also summarizes the 
extracted values of ܥ௜௡௦, ܥா௅, ܥ௦௖, body factor and subthreshold swing in the region of steep 
switching for the two thicknesses of ܶܽଶܱହ. The scaling behaviour of an SE-FET is contrary to 
the scaling laws of FE-FETs of the same thickness, especially in the region of subthreshold 
switching, illustrated in Figure 6 (b). FE-FETs show a cross-over point in their scaling42 with a 
greater insulator thickness, effectively reducing the electric field and thereby the polarisation due 
to alignment of dipoles, leading to a smaller density of carriers in the channel. 
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Figure 6. Comparison of the SE-FET and FE-FET transfer characteristics at different gate 
dielectric thicknesses. (a) Experimental and modelled transfer characteristics in the reverse sweep 
of SE-FETs with oxide thicknesses of 120 and 275 nm and corresponding simulated behaviour, 
showing higher maximum on-current of  ?Ǥ ? ?ߤܣȀߤ݉ for the thicker insulator and  ?Ǥ ?ߤܣȀߤ݉ for 
thinner, at a gate-bias of  ? ,ܸ while the ܵܵ is  ? ?ܸ݉Ȁ݀݁ܿ and  ? ?ܸ݉Ȁ݀݁ܿ for both respectively. 
(b) shows the dependence of the ON current in log and linear scales in a FE-FET which follows a 
conventional scaling rule, i.e, thicker oxide device revealing lower on-current, while the ܵܵ for 
both the thicknesses is  ? ? ?ܸ݉Ȁ݀݁ܿ (simulated using ߙ ൌ െ ? ൈ ? ?ଵଵܿ݉Ȁܨ, ߚ ൌ  ?Ǥ ? ൈ ? ?ଶଷܿ݉ହȀܨܥଶ, ߛ ൌ  ?, and ߩ ൌ  ? ൈ ? ?ଵଵߗܿ݉). A cross-over point with gate voltage is observed 
in the characteristics. 
An extrapolation of drain current characteristics and SS characteristics obtained from our 
simulation model to smaller thicknesses of ܶܽଶܱହ, as provided in Supplementary Figures S5 (a) 
and (b), indicates that at  ? ?݊݉, hysteresis in the drain current shrinks to  ? ?Ǥ ? ,ܸ while the SS no 
longer remains smaller than  ? ?ܸ݉Ȁ݀݁ܿ, in the backward sweep. 
The presence of hysteresis in SE-FETs aligns well with applications such as biological synapses 
in neuromorphic applications19. These devices are ideally suited for logic-in-memory via crossbar 
arrays rather than conventional CMOS. From a knowledge of the density and mobility of oxygen 
ions, the presented model can be used to predict device behaviour, i.e. the amount of hysteresis 
and swing for a particular sweep frequency of gate bias. The model shows that frequency of 
operation is directly proportional to the mobility of oxygen ions ߤ௜௢௡. For example, an order of 
magnitude boost in ߤ௜௢௡ will increase the scan frequency by an order, to produce electrical 
characteristics with the same swing. Therefore, by adjusting ߤ௜௢௡, e.g. with temperature, these 
 19 
devices can be operated at even higher frequency, e.g.  ? ?ܪݖ, a desirable frequency in 
neuromorphic applications. 
CONCLUSION 
The theory and mechanism leading to a new class of negative capacitance FETs is unveiled here 
using an example of a ܶܽଶܱହȀܼܱ݊ FET. It is shown that the field driven motion of ions and 
vacancies in the gate insulator (ܶܽଶܱହ) leads to an accumulation of charge at the interface of the 
semiconductor. The dispersion of this charge during the reverse sweep, without any filamentary 
process, creates a negative differential capacitance, responsible for steep switching as low as  ? ?ܸ݉Ȁ݀݁ܿ in the ݉ܪݖ range in these devices via a body factor effectively less than unity. Here 
we prove irrevocably that the switching behaviour observed in our case, is primarily different from 
the mechanism arising from a dual energy landscape responsible for the switching in FE-FETs, by 
scrutinising the relationship of ܵܵ with the frequency in the forward and backward directions. 
Distinct characteristics of SE-FET identified in this work demonstrate a representative class of 
devices with a solid/liquid electrolyte as gate insulator, whose performance can be tuned via 
control of the diffusivity of ions. This class of materials therefore opens up unique opportunities 
for optimisation of device performance via control of interfacial phenomena in semiconductor 
devices. 
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